Abstract-It is shown that allpole filters of second-and third-order can be significantly desensitized to component tolerances by so-called impedance tapering, i.e., successively impedance-scaling upwards the Lsections of a resistance-capacitance ladder network in the forward and feedback path of a single-amplifier active filter. In order to obtain a realizable filter, certain constraints on the design equations must be observed. These constraints are derived here, and the resulting conditions necessary for the design of realizable third-order impedance tapered allpole filters are given.
I. INTRODUCTION
In [1] , it is shown that single-amplifier allpole filters of second and third order can be successfully desensitized, with respect to component tolerances by the mechanism of "impedance tapering." This entails impedance scaling upwards, i.e., from driving source to amplifier, the individual L-sections of the resistance-capacitance (RC) ladder network incorporated in the forward and feedback path of a single-amplifier active filter. In this paper, the constraints and design procedure that permit impedance-scaled third-order allpole filters to be realized are derived and explained.
II. BOUNDS ON THE DESIGN FREQUENCY
Referring to Fig. 1 in which a third-order low-pass filter with impedance tapering factors ri and i; (i = 2; 3) is shown, we obtain a third-order transfer function T (s) = Ka0 s 3 + a2s 2 + a1s + a0 (1) where the so-called design frequency ! 0 is given by (RC) 01 and the expressions for the coefficients a i ; i = 0; 1; 2 as a function of the components and tapering factors are given in [1, eq. (4.15) ].
Solving these expressions for the resistive tapering factors r 2 and r 3 ; as well as for the amplifier gain ; we obtain the three equations 
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Starting with the condition that r2 must be real and positive, we consider the root locus of (2) with respect to 2 : Writing (2) in the Since we require the polynomial to have at least one positive real root, say r21 for a 2 value larger than unity (in order to guarantee capacitive impedance tapering), the initial roots of the root locus, which correspond to the values for 2 = 0; must be real and at least one of them must be positive. In order to examine the realizability more closely, we need to consider the two cases, i.e., 0 0 -and 180 0 -root locus, separately. Case I-a Positive, 0 0 Root Locus: For this case, the root locus will have the quantitative form shown in Fig. 2(a) . For this case to apply, the following two conditions must be satisfied. 
When solved as an equation, this expression will have at least one real root, which we designate as ! a : Thus, to satisfy (7), ! 0 must be selected such that !0 < !a: 
Thus, assuming r 22 and r 21 are located on the negative and positive real axis, respectively, it follows that for this case, jr22j > jr21j and the 0 0 root locus will have the qualitative form shown in Fig. 2(b) . In 
Note that the condition for the polarity of b is of no consequence, as long as Condition I, i.e., a > 0 is guaranteed. As the root locii graphs in Fig. 2 show, a real positive value for r 21 is obtained in any case. Since a value of r21 that is as large as possible is desirable (in order to obtain a degree of resistive, in addition to capacitive, impedance tapering) it may be desirable to induce Condition I.2b by selecting! 0 such that
where ! 0 max is defined by (13). Note, however, that condition (16) is subsidiary to that of (13). Thus, as is often the case, ! b as given by (15) may be equal to or even larger than ! 0 max : In this case, ! 0 cannot be selected larger than ! b and must be selected smaller than !0 max and with it, also smaller than ! b ; i. 
which is merely the complement of the inequality given by (7).
Solving for the real root, which we designated as !a in (8), we therefore now have the complementary condition !0 > !a: 
which will provide at least one real solution ! D : Thus, the requirement for !0 will be that
Combining with condition (20), we now have a lower bound for !0; namely ! 0 > ! 0 min = max f! a ; ! D g:
As for Case I, we must now still consider the polarity of the coefficient b in (18). 
This is only possible if both r 21 and r 22 are negative, resulting in the mirror image of the root locus shown in Fig. 2(d Fig. 2(d) . Designating by crit the limit value of 2 for which the roots r 21 and r 22 are still real, if follows from the root locus that this value is obtained at the coalescence point, i.e., when r21 = r22 = r0: Thus, solving (18) 
With (2) 
In order to obtain a degree of impedance tapering, at least with regard to the capacitors, 2 must be larger than unity. Thus, ensuring: 1) a positive real value for 2 and 2) impedance tapering with respect to the capacitor ratio C 2 =C 1 ; the bounds on 2 are 1 < 2 < crit :
The main results of this section, i.e., the design equations pertaining to Conditions I and II, are summarized in Table I. III. SELECTION OF THE DESIGN FREQUENCY ! 0 In the preceding section, bounds on the design frequency !0 are given, such that a third-order impedance-tapered allpole filter is realizable. 1 Realizability here means that the tapering factors must be real (and at least one of them, i.e., r or ; larger than unity), and the gain of the noninverting amplifier positive and, if possible, larger than, or equal to, unity. Referring to Conditions I and II above, we found that whether we select ! 0 larger or smaller than the boundary frequency ! a has a significant influence on the root locus, with respect to the capacitor tapering factor 2: For !0 < !a the coefficient a of (6) is positive, and the root locus is of the type shown in Fig. 2(a) ; with ! 0 > ! a ; a is negative and we have the root locus of the type shown in Fig. 2(d) . It should be obvious that the root locus in Fig. 2(a) is preferable to that of Fig. 2(d) , since in the former, there is no limit on the tapering factor 2 ; which is also guaranteed to be real and positive. In the case of a negative, [i.e., Fig. 2(d) ] 2 is bounded by zero (or preferably unity) on one side, and crit on the other [see (32)]. Thus, in practice, we shall restrict ourselves, wherever possible, to Condition I, i.e., a positive or ! 0 <! a : However, ! 0 = (RC) 01 determines the input impedance of the filter, and it may therefore be necessary, in some circumstances, to select !0 > !a: In such cases, the more restrictive Condition II and the limited range of 2 must be examined to see whether it yields useful results. Assuming that Condition I [i.e., Fig. 2(a) ] can be satisfied, the question remains how the circuit will be affected by the choice of ! 0 (assuming, of course, that ! 0 < ! 0 max ): It can readily be shown that the separation between r21 and r22 in the root locus will increase the closer ! 0 is chosen to ! 0 max : This is indicated by the diagram in Fig. 2(e) . Thus, the tradeoff between the value of 2 and r 21 is a factor that must be considered by the filter designer.
The actual choice of ! 0 depends on various factors, the most important being: 1) the input impedance level of the filter, i.e., the value of R1 and C1; 2) the desired impedance tapering factors 2 and 3 ; 3) the realizable and selected impedance tapering factors r2 and r 3 :
Thus, for example, for a third-order Chebyshev low-pass filter with the amplitude-response specifications shown in Fig. 3(a) , the transfer- 
Calculating the positive root r2 of (2) for different values of !0 and 2 ; we obtain the qualitative plots shown in Fig. 3(b) . Note the rapid increase of r 2 values as 2 is increased and ! 0 approaches !0 max: Clearly, !0 is a critical design parameter whose value must be carefully determined as discussed in detail in [1] .
From (4) and 0 = a 0 =! 3 0 ; it follows that the selected value of ! 0 will influence also the choice of r3; namely r3 = 2 3 r 2 a 0 ! 3 0 :
Thus, with (13), we see that for realizability, the ratio of r2r3 to 2 3 is also upper-bounded by ! 0 max ; namely r 2 r 3 2 3 < ! 3 0 max a 0 :
More about the choice of ! 0 and its influence on the filter sensitivity can be found in [1] .
IV. ENSURING THAT THE GAIN IS LARGER THAN, OR EQUAL TO, UNITY; BOUNDS ON r3 Ensuring that the gain is larger than, or equal to, unity is the least critical of the three realizability conditions discussed here, since there are numerous design techniques to circumvent its violation (see [1] ). Nevertheless, those techniques often require additional components and sometimes bring new problems (e.g., stability) that are preferably avoided.
To ensure that 1; we obtain from (4) and (5) 
However, as shown in [1] , it is often practical and advantageous to let r 2 = r 3 ; while impedance tapering only the capacitors in order to desensitize a third-order filter to its component tolerances.
